Logo
Explore Help
Sign In
chenchenghao/sglang
Watch 1
Star 0
Fork 0
Code Issues Pull Requests Actions 11 Packages Projects Releases Wiki Activity
8,086 Commits 1 Branch 0 Tags
8fe3e3746832f4a449f22da00a780d77ddb32d64
Commit Graph
6 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
Sam 4eda4194f2 [Fix] Disable trtllm moe backend for draft model for a qucik fix (#15002) 2025-12-12 23:58:47 -08:00
Sam d7ed8a8c24 [NVIDIA] Enable TRTLLM BF16 MoE on Blackwell GPUs (#13798) 2025-12-11 22:56:13 -08:00
Sam 922756aaa1 [FIX] trtllm-moe-fp4-renorm for Qwen series models (#14350) 2025-12-04 12:52:21 -08:00
SamandKaixi Hou 91e8dc371a [Feat][NVFP4] Enable NVFP4 MoE for Qwen series models (eg. Qwen3-Next) #13761 (#13761)
Co-authored-by: Kaixi Hou <kaixih@nvidia.com>
2025-11-26 17:53:45 -07:00
Sam e7e89349c9 Enable Flashinfer TRTLLM-GEN-MoE FP8 blockwise kernel for Qwen3-Next on Blackwell (#12543) 2025-11-13 19:44:44 +08:00
Sam 3594815a8b Re-enable Flashinfer TRTLLM GEN MHA and Add Unit Test (#12885) 2025-11-10 20:17:43 -08:00
Powered by Gitea Version: 1.27.2 Page: 399ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API