v4.3 update. (#2709)
* v4.3 update. * Update the cute_dsl_api changelog's doc link * Update version to 4.3.0 * Update the example link * Update doc to encourage user to install DSL from requirements.txt --------- Co-authored-by: Larry Wu <larwu@nvidia.com>
This commit is contained in:
@@ -1,17 +1,18 @@
|
||||
.. _cute_arch:
|
||||
|
||||
cutlass.cute.arch
|
||||
=================
|
||||
arch
|
||||
====
|
||||
|
||||
The ``cute.arch`` module contains wrappers around NVVM-level MLIR Op builders that seamlessly
|
||||
inter-operate with the Python types used in CUTLASS Python. Another benefit of wrapping these Op
|
||||
builders is that the source location can be tracked with the ``@dsl_user_op`` decorator. Available
|
||||
functions include
|
||||
The ``cute.arch`` module provides lightweight wrappers for NVVM Operation builders which implement CUDA built-in
|
||||
device functions such as ``thread_idx``. It integrates seamlessly with CuTe DSL types.
|
||||
|
||||
- basic API like ``thr_idx``;
|
||||
- functions related to the direct management of mbarriers;
|
||||
- low-level SMEM management (prefer using the ``SmemAllocator`` class);
|
||||
- TMEM management.
|
||||
These wrappers enable source location tracking through the ``@dsl_user_op``
|
||||
decorator. The module includes the following functionality:
|
||||
|
||||
- Core CUDA built-in functions such as ``thread_idx``, ``warp_idx``, ``block_dim``, ``grid_dim``, ``cluster_dim``, and related functions
|
||||
- Memory barrier management functions including ``mbarrier_init``, ``mbarrier_arrive``, ``mbarrier_wait``, and associated operations
|
||||
- Low-level shared memory (SMEM) management capabilities, with ``SmemAllocator`` as the recommended interface
|
||||
- Low-level tensor memory (TMEM) management capabilities, with ``TmemAllocator`` as the recommended interface
|
||||
|
||||
API documentation
|
||||
-----------------
|
||||
|
||||
Reference in New Issue
Block a user